Electrical properties of MOS capacitors using MOCVD HfO2 as gate dielectric have been investigated. A 900 "C Is activation anneal of Ph-doped 680 "C-RTCVD demonstrated a good compatibility with high-k layers. The best MOS capacitor is obtained with EOT=1.93 nm and Jg=1.6E-04 A/cm2 at IVFB-ll which is > 2 orders of magnitude lower than SiOl with Poly-Si gate. A minimal degradation of leakage current after 900 "C activation anneal and low effect of temperature dependence reveal the thermal stability of MOCVD Hf02 gate stack.
Introduction
To achieve high performance CMOS, the gate dielectric has to be continually scaled down. Beyond the 0.1 pm technology node, ultra thin Si02 layers of less than 10 A thick exhibit significant leakage current densities (>IA/cm2). Several high-k materials are being considered as a replacement for Si02 and SiON gate dielectrics [1,21. In term of CMOS applications, Hf02 is the high k material showing a good Compatibility with polysilicon gate process [31. In this paper, the considered gate stack Ph-doped-poIy/HlQ/O is investigated. MOS capacitors are used to study the electrical properties of the deposited stacks. Effect of post deposition anneals (PDA) at 600-1000 "C on devices quality is discussed. Thermal stability of MOCVD Hfo2 is studied by monitoring the changes of C-V and I-V as function of different activation anneals. The compatibility of RTCVD or LPCVD polysilicon with MOCVD Hf02 is also discussed.
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Experiment
A 1 nm RTO layer was grown on low B-doped Si (100) substrates after a 30s 2% HF-dip. The WO2 layers were deposited using Tetrakis Diethylamido Hafnium (TDEAH) in an Applied Materials MOCVD (Metal Organic Chemical Vapor Deposition) chamber. The total gate stack ( H Q + RTO) has a nominal thickness of 5 nm. The Hfo2/RT0 stacks received a thin capping layer before the deposition of I 0 0 nm phosphorous doped polysilicon in RTCVD-600/680"C and LPCVD-600°C systems. For convenience, Hfo2 + thin capping layer will be referred to W 2 . Table 1 summarizes process conditions for all samples made. Activation anneals were done in Nz at 900 and 0-7803-7673-0/03/$17.00 0 ' 2 0 0 3 IEEE 1ooO"C for 1 sec in a Rapid Thermal Processing (RTP) system. MOS capacitors were used to evaluate HFC-V (100 MHz) and I-V. From C-V measurements, the Equivalent Oxide Thickness (EOT) is extracted using a simulation program considering quantum mechanical and polysilicon depletion effects. 
Results and discussion

Effect of RTCVD Polysilicon temperature on device quality
The compatibility of Hf02 gate stack with polysilicon has been reported in [4, 5] . In this section, gate stack HKIIRTO capped by 600-680°C temperature of in-situ doped RTCVD polysilicon is studied. After activation anneal at 900°C for Is, similar C-V characteristics are observed (Figurel). We also noted an insignificant difference in term of found EOTs (2.14 and 2.21 nm for 600 and 680°C, respectively). For the considered gate stacks, increasing the temperature measurement does not also impact significantly the C-V characteristics ( Figure 2 ). Similar behavior was observed with RTCVD 68OOC. 
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Figure 2: Impact of temperature measurement on C-V characteristics with 600 "C-RTCVD and activation anneal performed at 900 "C in N2 ambient for Is.
In Figure 3 , we have plotted the temperature dependence of leakage current versus EOT for 600-680 "C RTCVD poly.
Those results show clearly that for the considered gate stacks Hf02/RT0 (without PDA), 600°C RTCVD capping elecwode is less good compared to 680°C one. By focusing to 680°C
RTCVD, we noted a few effects on leakage current and EOT change for as-deposited layers with temperature dependence (25-150°C). However, after RTA at 900°C we noted a significant increase of leakage current by 2 orders of magnitude for sample measured at 150°C compared to 25 "C and 100 "C. This increase can be related to MOCVD Hfo2 thermal stability. Nevertheless, by using Hf02/RT0 gate stack (without a PDA)
with an electrode of in-situ Ph-doped 680°C-RTCVD, we have achieved EOT=2.11 nm with Jg=1.8E-04 Ncm2 at IVfbll. It is found that post deposition anneal is very effective to improve the MOCVD high k gate dielectrics quality in term of stability and leakage reduction [6] . 2 different conditions of PDA were applied to Hf02/RT0 gate stack prior to Ph-doped 680OC-RTCVD poly deposition. Figure 4 shows the C-V characteristics of high k stack with a PDA at 6OO"C, 60s in O2 ambient for 60s. Capacitance can be measured without gate electrode activation but the found EOT=2.36 nm is higher than sample with gate electrode annealed at 900°C. Is (EOT=1.93 nm). Table 2 Figure 6 Temperature dependence of leakage current of 680 "C Poly-Si/Hf02/RTO/Si structure (with 600 "C PDA).
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0 PDA-600 ' C 0 PDA-GOO 'C APDA-600 'C Thermal stability of MOCVD Hf02 with poly using both deposition techniques is examined by increasing activation anneal temperature (Figure 8-9 ). Only samples with LPCVD do survive a 1000 "C annealing, although the leakage current increases by 1 order of magnitude compared to a 900 OC one. not observed a significant change in term of thickness. maybe related to TEM resolution. However, we noted some defects particularly at the upper interface ( Figure 11 ). In fact, the 900 "C sample ( Figure 12 ) exhibited a clearly defined and distinctive top interfacial layer when compared to 1000 "C sample [2] . Upper interface appeared to be rough. It is also reported that crystallization of metal oxide film deteriorates insulating properties [9] but with the cross-section TEM ( Figure  11 ) of this sample it is hard to conclude conceming its crystallography. 
Characteristics of RTCVD and LPCVD gate electrodes with MOCVD HfOt
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Conclusion
In this paper, we have demonstrated the compatibility of MOCVD HfOz (+ thin capping layer) with in-situ Ph-doped RTCVD and in-situ Ph-doped LF' CVD poly. At low process temperature (600 "C), LPCVD technique is bener than RTCVD for gate electrode deposition in terms of poly compatibility with MOCVD high k gate stack. However, our results show that the potential reduction of poly depletion is much lower with the RTCVD compared to LPCVD. After 900 "C 1s N2 activation anneal, 680°C-RTCM technique provides the best gate electrode for EOT and leakage reductions. The lowest found EOT was 1.93 nm for HfO, deposited on 1 nm RTO followed by a PDA at 600 "C 0, 60s. Post deposition anneal performed at high temperature (1000 '$) improve leakage current by 1 order of magnitude but with -6A EOT increase. Up to loo0 "C layers capped by RTCVD poly exhibited a drastic leakage current increase might be related to significant modification of upper interface as shown by TEM. Optimized RTCVD poly process must be selected for high activation anneal temperature. A suitable barrier might be also required at both the interfaces with MOCVD high k gate stack.
